

<b>Notice of References Cited</b>	Application/Control No. 09/865,873		Applicant(s)/Patent Under Reexamination DING ET AL.	
	Examiner Ayal I Sharon		Art Unit 2123	Page 1 of 2

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,556,505	04-2003	Tojima et al.	365/233
	B	US-2003/0179625 A1	09-2003	Tojima et al.	365/200
	C	US-6,446,249	09-2002	Wang et al.	716/17
	D	US-5,835,751	11-1998	Chen et al.	716/16
	E	US-5,649,167	07-1997	Chen et al.	703/23
	F	US-6,697,957	02-2004	Wang et al.	713/401
	G	US-6,539,535	03-2003	Butts et al.	716/17
	H	US-2002/0162084 A1	10-2002	Butts et al.	716/17
	I	US-2003/0154458	08-2003	Butts et al.	716/17
	J	US-			
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Chuang, W. et al. "A Unified Algorithm for Gate Sizing and Clock Skew Optimization to Minimize Sequential Circuit Area." Proc. of the 1993 IEEE/ACM Int'l Conf on CAD. 1993. pp.220-223			
	V	Chen, Yu. "The Associative-Skew Clock ROuting Problem". Proc. of the 1999 IEEE/ACM Int'l Conf. on CAD. 1999. pp.168-172.			
	W	Daga, Ajay et al. "Interface Timing Verification Drives System Design." Proc. of the 34th Annual Conf. on Design Verification. 1997. pp.240-245.			
	X	Speek, H. et al. "Bridging the Testing Speed Gap: Design for Delay Testability." Proc. IEEE European Test Workshop, 2000. pp.3-8.			

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Notice of References Cited</b>	Application/Control No. 09/865,873	Applicant(s)/Patent Under Reexamination DING ET AL.	
	Examiner Ayal I Sharon	Art Unit 2123	Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Papaefthymiou, M. et al. "TIM: A Timing Package for two-phase, level-clocked circuitry." Proc. of the 30 <sup>th</sup> IEEE/ACM DAC. 1993. pp.497-502.
	V	Ding, C.L. et al. "A New Optimization Driven Clustering Algorithm for Large Circuits" Proc. EURO-DAC '93. Sept. 1993. pp.28-32
	W	Lee, D.T. et al. "On Steiner Tree Problem with 45 degree routing." 1995 Int'l Symposium on Circuits and Systems, 1995. vol.3, pp.1680-1682.
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.